TRANSMITTAL OF INFORMATION DISCLOSURE STATEMENT (Under 37 CFR 1.97(b) or 1.97(c))	Docket No. BUR920030123US1

In Re Application Of: **Gray et al.**

Serial No.	Filing Date	Examiner	Group Art Unit
10/707,287	12/03/03	Unassigned	Unassigned

Title: **CIRCUIT AREA MINIMIZATION USING SCALING**

Address to:

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

37 CFR 1.97(b)

1. ☒ The Information Disclosure Statement submitted herewith is being filed within three months of the filing of a national application other than a continued prosecution application under 37 CFR 1.53(d); within three months of the date of entry of the national stage as set forth in 37 CFR 1.491 in an international application; before the mailing of a first Office Action on the merits, or before the mailing of a first Office Action after the filing of a request for continued examination under 37 CFR 1.114.

37 CFR 1.97(c)

2. ☐ The Information Disclosure Statement submitted herewith is being filed after the period specified in 37 CFR 1.97(b), provided that the Information Disclosure Statement is filed before the mailing date of a Final Action under 37 CFR 1.113, a Notice of Allowance under 37 CFR 1.311, or an Action that otherwise closes prosecution in the application, and is accompanied by one of:

   ☐ the statement specified in 37 CFR 1.97(e);

   OR

   ☐ the fee set forth in 37 CFR 1.17(p).

TRANSMITTAL OF INFORMATION DISCLOSURE STATEMENT (Under 37 CFR 1.97(b) or 1.97(c))	Docket No. BUR920030123US1

In Re Application: **Gray et al.**

Serial No.	Filing Date	Examiner	Group Art Unit
10/707,287	12/03/03	Unassigned	Unassigned

CIRCUIT AREA MINIMIZATION USING SCALING

Payment of Fee

(Only complete if Applicant elects to pay the fee set forth in 37 CFR 1.17(p))

☐ A check in the amount of is attached.

☒ The Director is hereby authorized to charge and credit Deposit Account No. **09-0456 (IBM)** as described below.

- ☐ Charge the amount of
- ☒ Credit any overpayment.
- ☒ Charge any additional fee required.

Certificate of Transmission by Facsimile*

I certify that this document and authorization to charge deposit account is being facsimile transmitted to the United States Patent and Trademark Office (F:

_____
(Date)

Signature

Typed or Printed Name of Person Signing Certificate

Certificate of Mailing by First Class Mail

I certify that this document and fee is being deposited on 02/17/04 with the U.S. Postal Service as first class mail under 37 C.F.R. 1.8 and is addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Signature of Person Mailing Correspondence

C. MUELLER

Typed or Printed Name of Person Mailing Certificate

***This certificate may only be used if paying by deposit account.**

Tul Root

Signature

Dated: 2/16/04

CC:

ATTY DOCKET NO.	SERIAL NO.
BUR920030123US1	10/707,287
Gray et al.	
FILING 12/03/2003	GROUP Unassigned

INFORMATION DISCLOSURE CITATION

(Use several sheets if necessary)

U.S. PATENT DOCUMENTS

*EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE

FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION YES	TRANSLATION NO
		JP2001339312A	12/2001	Japan				

OTHER DOCUMENTS *(Including Author, Title, Date, Pertinent Pages, Etc.)*

			"Flexible Image for Physical Layout of Circuits," A. R. Bruss et al., IBM Technical Disclosure Bulletin, Vol. 27, No. 11, April 1985, pp. 6687-6691.
			"An Algorithm to Detect Positive Cycles in a Constraint Graph for Layout Compaction," K. Ishima et al., IEEE, CH2868-8/90/000-2853, 1990, pp. 2853-2856.

EXAMINER	DATE CONSIDERED

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

INFORMATION DISCLOSURE CITATION

(Use several sheets if necessary)

Docket Number (Optional)	Application Number
BUR920030123US1	10/707,287
Applicant(s)	
Gray et al.	
Filing Date	**Group Art Unit**
12/03/2003	Unassigned

*EXAMINER INITIAL	OTHER DOCUMENTS *(Including Author, Title, Date, Pertinent Pages, Etc.)*
	"Process Independent Constriant Graph Compaction," D. Boyer, 29th ACM/IEEE Design Automation Conference, Paper 21.4, pp. 318-322.
	"An Algorithm to Compact a VLSI Symbolic Layout with Mixed Constraints," Y. Z. Liao et al., 20th Design Automation Conference, Paper 9.1, IEEE, 1983, pp. 107-112.
	"Graph-Optimization Techniques for IC Layout and Compaction," G. Kedem et al., 20th Design Automation Conference, Paper 9.2, IEEE, 1983, pp. 113-120.
	"Symbolic Layout Compaction Review," D. Boyer, 25th ACM/IEEE Design Automation Conference, Paper 26.1, 1988, pp. 383-389.
	"A Subjective Review of Compaction," Y. Cho, 22nd Design Automation Conference, Paper 25.1, IEEE, 1985, pp. 396-404.
	"An Introduction to VLSI Physical Design," M. Sarrafzadeh et al., Chapter 7, "Compaction," Section 7.1.2, "Graph-based Techniques," McGraw-Hill (1996), pp. 276-279.
	"Algorithms for VLSI Physical Design Automation," 3rd Edition, N. Sherwani, Chapter 12, "Compaction," Section 12.3.1, "Constraint-Graph based Compaction," Kluwer Academic Publishers (1999), pp. 453-463.

EXAMINER	DATE CONSIDERED

***EXAMINER:** Initial if citation considered, whether or not citation is in conformance with MPEP Section 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.